Commit 82eb8a1f authored by Marek Matej's avatar Marek Matej Committed by Mahesh Mahadevan
Browse files

drivers: clock_control: amp clock fix 

Avoid APPCPU to interact with a clock settings.
Fix warning when LOG_LEVEL_DBG.

Signed-off-by: default avatarMarek Matej <marek.matej@espressif.com>
parent 93121879

drivers/clock_control/clock_control_esp32.c

+4 −1
Changes for drivers/clock_control/clock_control_esp32.c: 4 added lines, 1 removed line.
Original line number Diff line number Diff line
@@ -154,7 +154,10 @@ static void esp32_clock_perip_init(void) 
#if !defined(CONFIG_SOC_SERIES_ESP32)

	uint32_t common_perip_clk1;

#endif



	/* Avoid APPCPU to mess with the clocks. */

#if defined(CONFIG_SOC_ESP32_APPCPU) || defined(CONFIG_SOC_ESP32S3_APPCPU)

	return;

#endif

	/* For reason that only reset CPU, do not disable the clocks

	 * that have been enabled before reset.

	 */

drivers/ipm/ipm_esp32.c

+3 −3
Changes for drivers/ipm/ipm_esp32.c: 3 added lines, 3 removed lines.
Original line number Diff line number Diff line
@@ -216,9 +216,9 @@ static int esp32_ipm_init(const struct device *dev) 
	data->other_core_id = (data->this_core_id  == 0) ? 1 : 0;



	LOG_DBG("Size of IPM shared memory: %d", data->shm_size);

	LOG_DBG("Address of PRO_CPU IPM shared memory: %p", data->shm.pro_cpu_shm);

	LOG_DBG("Address of APP_CPU IPM shared memory: %p", data->shm.app_cpu_shm);

	LOG_DBG("Address of IPM control structure: %p", data->control);

	LOG_DBG("Address of PRO_CPU IPM shared memory: %p", (void *)data->shm.pro_cpu_shm);

	LOG_DBG("Address of APP_CPU IPM shared memory: %p", (void *)data->shm.app_cpu_shm);

	LOG_DBG("Address of IPM control structure: %p", (void *)data->control);



	/* pro_cpu is responsible to initialize the lock of shared memory */

	if (data->this_core_id == 0) {

CRA Git | Maintained and supported by SUSTech CRA and CCSE