Skip to content
Commit 7fc20ec0 authored by Duong Vu Nam's avatar Duong Vu Nam Committed by Carles Cufí
Browse files

Soc: arm: enable I/D-caches at NXP S32Z/E SoC 



Enable cache to increase retrieval performance.

Signed-off-by: default avatarDuong Vu Nam <duong.vunam@nxp.com>
parent ee639b64
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE