Commit 75d3d94c authored by Yurii Hamann's avatar Yurii Hamann Committed by Kumar Gala
Browse files

drivers: interrupt_controller: stm32: STM32F7 EXTI support 



This patch adds EXTI support for STM32F7 family
microcontrollers.

Signed-off-by: default avatarYurii Hamann <yurii@hamann.site>
parent 1fdc790c

drivers/interrupt_controller/Kconfig.stm32

+13 −5
Original line number Diff line number Diff line
@@ -93,7 +93,7 @@ endif # SOC_SERIES_STM32F0X!=y && SOC_SERIES_STM32L0X!=y 
config EXTI_STM32_PVD_IRQ_PRI

	int "RVD Through IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F4X

	depends on SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of RVD Through interrupt
@@ -101,7 +101,7 @@ config EXTI_STM32_PVD_IRQ_PRI 
config EXTI_STM32_RTC_ALARM_IRQ_PRI

	int "RTC Alarm IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F4X

	depends on SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of RTC Alarm interrupt
@@ -109,7 +109,7 @@ config EXTI_STM32_RTC_ALARM_IRQ_PRI 
config EXTI_STM32_OTG_FS_WKUP_IRQ_PRI

	int "USB OTG FS Wake Up IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F4X

	depends on SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of USB OTG FS Wake interrupt
@@ -117,7 +117,7 @@ config EXTI_STM32_OTG_FS_WKUP_IRQ_PRI 
config EXTI_STM32_TAMP_STAMP_IRQ_PRI

	int "Tamper and Timestamp IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F4X

	depends on SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of Tamper and Timestamp interrupt
@@ -125,9 +125,17 @@ config EXTI_STM32_TAMP_STAMP_IRQ_PRI 
config EXTI_STM32_RTC_WKUP_IRQ_PRI

	int "RTC Wake Up IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F4X

	depends on SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of RTC Wake Up interrupt



config EXTI_STM32_LPTIM1_IRQ_PRI

	int "LPTIM1 IRQ priority"

	depends on EXTI_STM32

	depends on SOC_SERIES_STM32F7X

	default 0

	help

	 IRQ priority of LPTIM1 interrupt



endif # SOC_FAMILY_STM32

drivers/interrupt_controller/exti_stm32.c

+93 −2
Original line number Diff line number Diff line
@@ -35,6 +35,8 @@ 
#define EXTI_LINES 29

#elif CONFIG_SOC_SERIES_STM32F4X

#define EXTI_LINES 23

#elif CONFIG_SOC_SERIES_STM32F7X

#define EXTI_LINES 24

#elif defined(CONFIG_SOC_SERIES_STM32L0X)

#define EXTI_LINES 30

#elif defined(CONFIG_SOC_SERIES_STM32L4X)
@@ -156,6 +158,36 @@ void stm32_exti_enable(int line) 
			break;

		}

	}

#elif CONFIG_SOC_SERIES_STM32F7X

	if (line >= 5 && line <= 9) {

		irqnum = EXTI9_5_IRQn;

	} else if (line >= 10 && line <= 15) {

		irqnum = EXTI15_10_IRQn;

	} else if (line >= 0 && line <= 4) {

		/* pins 0..4 are mapped to EXTI0.. EXTI4 */

		irqnum = EXTI0_IRQn + line;

	} else {

		switch (line) {

		case 16:

			irqnum = PVD_IRQn;

			break;

		case 17:

			irqnum = RTC_Alarm_IRQn;

			break;

		case 18:

			irqnum = OTG_FS_WKUP_IRQn;

			break;

		case 21:

			irqnum = TAMP_STAMP_IRQn;

			break;

		case 22:

			irqnum = RTC_WKUP_IRQn;

			break;

		case 23:

			irqnum = LPTIM1_IRQn;

			break;

		}

	}

#elif defined(CONFIG_SOC_SERIES_STM32L0X)

	if (line >= 4 && line <= 15) {

		irqnum = EXTI4_15_IRQn;
@@ -325,7 +357,7 @@ static inline void __stm32_exti_isr_15_10(void *arg) 
	__stm32_exti_isr(10, 16, arg);

}



#ifdef CONFIG_SOC_SERIES_STM32F4X

#if defined(CONFIG_SOC_SERIES_STM32F4X) || defined(CONFIG_SOC_SERIES_STM32F7X)

static inline void __stm32_exti_isr_16(void *arg)

{

	__stm32_exti_isr(16, 17, arg);
@@ -350,7 +382,13 @@ static inline void __stm32_exti_isr_22(void *arg) 
{

	__stm32_exti_isr(22, 23, arg);

}

#endif /* CONFIG_SOC_SERIES_STM32F4X */

#endif /* CONFIG_SOC_SERIES_STM32F4X || CONFIG_SOC_SERIES_STM32F7X*/

#ifdef CONFIG_SOC_SERIES_STM32F7X

static inline void __stm32_exti_isr_23(void *arg)

{

	__stm32_exti_isr(23, 24, arg);

}

#endif /* CONFIG_SOC_SERIES_STM32F7X */

#endif /* CONFIG_SOC_SERIES_STM32F0X */



static void __stm32_exti_connect_irqs(struct device *dev);
@@ -521,6 +559,59 @@ static void __stm32_exti_connect_irqs(struct device *dev) 
		CONFIG_EXTI_STM32_RTC_WKUP_IRQ_PRI,

		__stm32_exti_isr_22, DEVICE_GET(exti_stm32),

		0);

#elif CONFIG_SOC_SERIES_STM32F7X

	IRQ_CONNECT(EXTI0_IRQn,

		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,

		__stm32_exti_isr_0, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI1_IRQn,

		CONFIG_EXTI_STM32_EXTI1_IRQ_PRI,

		__stm32_exti_isr_1, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI2_IRQn,

		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,

		__stm32_exti_isr_2, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI3_IRQn,

		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,

		__stm32_exti_isr_3, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI4_IRQn,

		CONFIG_EXTI_STM32_EXTI4_IRQ_PRI,

		__stm32_exti_isr_4, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI9_5_IRQn,

		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,

		__stm32_exti_isr_9_5, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(EXTI15_10_IRQn,

		CONFIG_EXTI_STM32_EXTI15_10_IRQ_PRI,

		__stm32_exti_isr_15_10, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(PVD_IRQn,

		CONFIG_EXTI_STM32_PVD_IRQ_PRI,

		__stm32_exti_isr_16, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(RTC_Alarm_IRQn,

		CONFIG_EXTI_STM32_RTC_ALARM_IRQ_PRI,

		__stm32_exti_isr_17, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(OTG_FS_WKUP_IRQn,

		CONFIG_EXTI_STM32_OTG_FS_WKUP_IRQ_PRI,

		__stm32_exti_isr_18, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(TAMP_STAMP_IRQn,

		CONFIG_EXTI_STM32_TAMP_STAMP_IRQ_PRI,

		__stm32_exti_isr_21, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(RTC_WKUP_IRQn,

		CONFIG_EXTI_STM32_RTC_WKUP_IRQ_PRI,

		__stm32_exti_isr_22, DEVICE_GET(exti_stm32),

		0);

	IRQ_CONNECT(LPTIM1_IRQn,

		CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI,

		__stm32_exti_isr_23, DEVICE_GET(exti_stm32),

		0);

#elif defined(CONFIG_SOC_SERIES_STM32L0X)

	IRQ_CONNECT(EXTI0_1_IRQn,

		CONFIG_EXTI_STM32_EXTI1_0_IRQ_PRI,

CRA Git | Maintained and supported by SUSTech CRA and CCSE