Skip to content
Commit 7271c392 authored by Wojciech Slenska's avatar Wojciech Slenska Committed by Carles Cufí
Browse files

drivers: clock_control: stm32h5: Set HSI divider 



By default HSIDIV is set to 0x01, so default frequency is 32 MHz.
This register should be always set based on dts value.

Signed-off-by: default avatarWojciech Slenska <wsl@trackunit.com>
parent 0ebc37a9
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE