Skip to content
Commit 70b96f43 authored by Bas van Loon's avatar Bas van Loon Committed by Benjamin Cabé
Browse files

soc: mimxrt11xx: Work around USDHC errata. 



Errata ERR050396 causes data corruption if writes happen to TCM memory
so work around it by not marking AXI transaction cacheable. Workaround
taken from NXP SDK example.

Signed-off-by: default avatarBas van Loon <bas@arch-embedded.com>
parent c9960512
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE