Commit 6c06d2d3 authored by Arif Balik's avatar Arif Balik Committed by Benjamin Cabé
Browse files

dts: bindings: fix typo 

Just copied and pasted the example and got an error because of the typo

Signed-off-by: default avatarArif Balik <arifbalik@outlook.com>
parent 229c2575

dts/bindings/clock/st,stm32-rcc.yaml

+2 −2
Changes for dts/bindings/clock/st,stm32-rcc.yaml: 2 added lines, 2 removed lines.
Original line number Diff line number Diff line
@@ -20,8 +20,8 @@ description: | 
           clocks = <&pll>;  /* Select 80MHz pll as SYSCLK source */

           ahb-prescaler = <2>;

           clock-frequency = <DT_FREQ_M(40)>; /* = SYSCLK / AHB prescaler */

           apb1-presacler = <1>;

           apb2-presacler = <1>;

           apb1-prescaler = <1>;

           apb2-prescaler = <1>;

  }



  Specifying a gated clock:

CRA Git | Maintained and supported by SUSTech CRA and CCSE