Skip to content
Commit 477d56ec authored by Jimmy Zheng's avatar Jimmy Zheng Committed by Benjamin Cabé
Browse files

dts: bindings: interrupt-controller: add riscv,clic yaml 



Add RISC-V CLIC (Core-Local Interrupt Controller) yaml.

Signed-off-by: default avatarJimmy Zheng <jimmyzhe@andestech.com>
parent a1a92a20
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE