Commit 45a0e818 authored by Dmitriy Korovkin's avatar Dmitriy Korovkin Committed by Anas Nashif
Browse files

Add PCI legacy bridge to Galileo configuration 



Galileo uses PCI legacy bridge to set up the following
PCI interrupt pins to IRQ mapping:
INTA -> IRQ16
INTB -> IRQ17
INTC -> IRQ18
INTD -> IRQ19

Change-Id: I8113ee16c6712f3166340d5eb0f2e0f440a37636
Signed-off-by: default avatarDmitriy Korovkin <dmitriy.korovkin@windriver.com>
parent 13b3e2a1

arch/x86/configs/galileo_defconfig

+1 −0
Original line number Diff line number Diff line 
CONFIG_X86_32=y

CONFIG_PLATFORM_GALILEO=y

CONFIG_CPU_MINUTEIA=y

CONFIG_PCI_LEGACY_BRIDGE=y

CONFIG_CONSOLE=y

CONFIG_SERIAL=y

CONFIG_NS16550=y

arch/x86/configs/micro_galileo_defconfig

+1 −0
Original line number Diff line number Diff line
@@ -3,6 +3,7 @@ CONFIG_NANO_TIMERS=y 
CONFIG_X86_32=y

CONFIG_PLATFORM_GALILEO=y

CONFIG_CPU_MINUTEIA=y

CONFIG_PCI_LEGACY_BRIDGE=y

CONFIG_CONSOLE=y

CONFIG_SERIAL=y

CONFIG_NS16550=y

arch/x86/configs/nano_galileo_defconfig

+1 −0
Original line number Diff line number Diff line
@@ -3,6 +3,7 @@ CONFIG_NANO_TIMERS=y 
CONFIG_X86_32=y

CONFIG_PLATFORM_GALILEO=y

CONFIG_CPU_MINUTEIA=y

CONFIG_PCI_LEGACY_BRIDGE=y

CONFIG_CONSOLE=y

CONFIG_SERIAL=y

CONFIG_NS16550=y

arch/x86/platforms/galileo/Kconfig

+11 −0
Original line number Diff line number Diff line
@@ -73,6 +73,17 @@ config SHARED_IRQ_0_PRI 
	default 0

endif



if PCI_LEGACY_BRIDGE

config PCI_LEGACY_BRIDGE_BUS

	default 0

config PCI_LEGACY_BRIDGE_DEV

	default 31

config PCI_LEGACY_BRIDGE_VENDOR_ID

	default 0x8086

config PCI_LEGACY_BRIDGE_DEVICE_ID

	default 0x095e

endif



if I2C

config I2C_CLOCK_SPEED

	default 25

arch/x86/platforms/galileo/galileo.c

+34 −0
Original line number Diff line number Diff line
@@ -146,6 +146,40 @@ pre_kernel_early_init(spiirq_1, NULL); 
#endif /* CONFIG_IOAPIC */

#endif /* CONFIG_SHARED_IRQ */



#ifdef CONFIG_PCI_LEGACY_BRIDGE

/**

 *

 * @brief Configure PCI interrupt pin to IRQ mapping

 *

 * The routine detects PCI legacy bridge and if present,

 * configures PCI interrupt pin to IRQ mapping for D:20

 * and D:21 IO Fabric, that contains the following devices:

 * - SPI0, SPI1;

 * - I2C;

 * - GPIO;

 * - UART0, UART1;

 * - SDIO/eMMC, USB, Ethernet.

 */

static int pci_legacy_bridge_irq_config(struct device *unused)

{

	ARG_UNUSED(unused);

	struct pci_dev_info info = {

		.function = PCI_FUNCTION_ANY,

		.bar = PCI_BAR_ANY,

	};

	if (pci_legacy_bridge_detect(&info) == 0) {

		pci_legacy_bridge_configure(&info, 1, PCI_INTA, 16);

		pci_legacy_bridge_configure(&info, 1, PCI_INTB, 17);

		pci_legacy_bridge_configure(&info, 1, PCI_INTC, 18);

		pci_legacy_bridge_configure(&info, 1, PCI_INTD, 19);

	}

	return 0;

}



DECLARE_DEVICE_INIT_CONFIG(pci_legacy_bridge_0, "", pci_legacy_bridge_irq_config, NULL);

pre_kernel_late_init(pci_legacy_bridge_0, NULL);

#endif /* CONFIG_PCI_LEGACY_BRIDGE */



#ifdef CONFIG_CONSOLE_HANDLER



static int console_irq_set(struct device *unsued)

CRA Git | Maintained and supported by SUSTech CRA and CCSE