Commit 3bf8bcee authored by Jérôme Pouiller's avatar Jérôme Pouiller Committed by Benjamin Cabé
Browse files

boards: silabs: Drop clock configurations for Series-2



Since commit bda8ae8c ("drivers: clock_control: silabs: Add clock
control driver"), clock configuration is defined in Device Tree.

We can drop now unused configurations existing in board definitions.

Signed-off-by: default avatarJérôme Pouiller <jerome.pouiller@silabs.com>
parent 05578ab5
Loading
Loading
Loading
Loading
+0 −6
Original line number Diff line number Diff line
# Copyright (c) 2023 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: Apache-2.0

config CMU_HFXO_FREQ
	default 38400000

config CMU_LFXO_FREQ
	default 32768

if SOC_GECKO_USE_RAIL

config FPU
+0 −6
Original line number Diff line number Diff line
@@ -3,12 +3,6 @@

if BOARD_XG24_DK2601B

config CMU_HFXO_FREQ
	default 40000000

config CMU_LFXO_FREQ
	default 32768

if SOC_GECKO_USE_RAIL

config FPU
+0 −6
Original line number Diff line number Diff line
# Copyright (c) 2023 Antmicro <www.antmicro.com>
# SPDX-License-Identifier: Apache-2.0

config CMU_HFXO_FREQ
	default 38400000

config CMU_LFXO_FREQ
	default 32768

if SOC_GECKO_USE_RAIL

config FPU
+0 −6
Original line number Diff line number Diff line
@@ -4,12 +4,6 @@

if BOARD_SLWRB4180A

config CMU_HFXO_FREQ
	default 38400000

config CMU_LFXO_FREQ
	default 32768

config LOG_BACKEND_SWO_FREQ_HZ
	default 875000
	depends on LOG_BACKEND_SWO
+0 −6
Original line number Diff line number Diff line
@@ -3,12 +3,6 @@

if BOARD_XG23_RB4210A

config CMU_HFXO_FREQ
	default 39000000

config CMU_LFXO_FREQ
	default 32768

config LOG_BACKEND_SWO_FREQ_HZ
	default 875000
	depends on LOG_BACKEND_SWO
Loading