Commit 36dfafad authored by Guillaume Gautier's avatar Guillaume Gautier Committed by Martí Bolívar
Browse files

dts: arm: st: l4: fix aes inclusion for stm32l4xx 



AES driver is not present in STM32L486 but it L496 and L4A6 have it

Signed-off-by: default avatarGuillaume Gautier <guillaume.gautier-ext@st.com>
parent 6812e561

dts/arm/st/l4/stm32l486.dtsi

+0 −13
Original line number Diff line number Diff line
@@ -5,16 +5,3 @@ 
 */



#include <st/l4/stm32l476.dtsi>
 


/ {

	soc {

		aes: aes@50060000 {

			compatible = "st,stm32-aes";

			reg = <0x50060000 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00010000>;

			interrupts = <79 0>;

			interrupt-names = "aes";

			status = "disabled";

		};

	};

};

dts/arm/st/l4/stm32l496.dtsi

+9 −0
Original line number Diff line number Diff line
@@ -46,6 +46,15 @@ 
			};

		};



		aes: aes@50060000 {

			compatible = "st,stm32-aes";

			reg = <0x50060000 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00010000>;

			interrupts = <79 0>;

			interrupt-names = "aes";

			status = "disabled";

		};



		usbotg_fs: otgfs@50000000 {

			clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00001000>,

				 <&rcc STM32_SRC_HSI48 CLK48_SEL(0)>;

dts/arm/st/l4/stm32l4a6.dtsi

+0 −13
Original line number Diff line number Diff line
@@ -5,16 +5,3 @@ 
 */



#include <st/l4/stm32l496.dtsi>
 


/ {

	soc {

		aes: aes@50060000 {

			compatible = "st,stm32-aes";

			reg = <0x50060000 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00010000>;

			interrupts = <79 0>;

			interrupt-names = "aes";

			status = "disabled";

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE