Commit 29208fe7 authored by Sebastian Głąb's avatar Sebastian Głąb Committed by Benjamin Cabé
Browse files

tests: boards: nrf: coresight_stm: Add performance test for STM 

Extend STM testing with verification whether STM benchmark
results are below predefined thresholds.
Set thresholds arbitrarily.

Add tests that allow code coverage calculation.

Signed-off-by: default avatarSebastian Głąb <sebastian.glab@nordicsemi.no>
parent 2c5195c8

samples/boards/nordic/coresight_stm/src/main.c

+2 −0
Changes for samples/boards/nordic/coresight_stm/src/main.c: 2 added lines, 0 removed lines.
Original line number Diff line number Diff line
@@ -103,5 +103,7 @@ int main(void) 
	timing_report(t_tpd, rpt_tp, "tracepoint_d32");

#endif



	/* Needed in coverage run to separate STM logs from printk() */

	k_msleep(400);

	return 0;

}

tests/boards/nrf/coresight_stm/CMakeLists.txt

0 → 100644
+17 −0
Changes for tests/boards/nrf/coresight_stm/CMakeLists.txt: 17 added lines, 0 removed lines.
Original line number Diff line number Diff line 
#

# Copyright (c) 2024 Nordic Semiconductor ASA

#

# SPDX-License-Identifier: Apache-2.0

#



cmake_minimum_required(VERSION 3.20.0)



find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})



if(NOT (CONFIG_BOARD_NRF54H20DK_NRF54H20_CPUAPP))

  message(FATAL_ERROR "${BOARD}${BOARD_QUALIFIERS} is not supported for this sample")

endif()



project(nrf_coresight_stm)



target_sources(app PRIVATE $ENV{ZEPHYR_BASE}/samples/boards/nordic/coresight_stm/src/main.c)

tests/boards/nrf/coresight_stm/Kconfig.sysbuild

0 → 100644
+11 −0
Changes for tests/boards/nrf/coresight_stm/Kconfig.sysbuild: 11 added lines, 0 removed lines.
Original line number Diff line number Diff line 
# Copyright 2024 Nordic Semiconductor ASA

#

# SPDX-License-Identifier: Apache-2.0



source "share/sysbuild/Kconfig"



config APP_CPUPPR_RUN

	bool "Use PPR"



config APP_CPUFLPR_RUN

	bool "Use FLPR"

tests/boards/nrf/coresight_stm/boards/nrf54h20dk_nrf54h20_cpuapp.overlay

0 → 100644
+16 −0
Changes for tests/boards/nrf/coresight_stm/boards/nrf54h20dk_nrf54h20_cpuapp.overlay: 16 added lines, 0 removed lines.
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2024 Nordic Semiconductor

 * SPDX-License-Identifier: Apache-2.0

 */



&cpuppr_vpr {

	status = "okay";

};



&cpuppr_ram3x_region {

	status = "okay";

};



&cpuflpr_vpr {

	status = "okay";

};

tests/boards/nrf/coresight_stm/prj.conf

0 → 100644
+1 −0
Changes for tests/boards/nrf/coresight_stm/prj.conf: 1 added line, 0 removed lines.
Original line number Diff line number Diff line 
CONFIG_LOG=y

CRA Git | Maintained and supported by SUSTech CRA and CCSE