Commit 26445feb authored by Sreeram Tatapudi's avatar Sreeram Tatapudi Committed by Fabio Baltieri
Browse files

dts: infineon: Optimize node declarations 



Move common declarations to the parent dtsi file

Signed-off-by: default avatarSreeram Tatapudi <sreeram.praveen@infineon.com>
parent bb8a8e4a

dts/arm/infineon/psoc6/psoc6_01/psoc6_01.104-m-csp-ble-usb.dtsi

+4 −120
Original line number Diff line number Diff line
@@ -11,127 +11,11 @@ 


/ {

	soc {

		pinctrl: pinctrl@40310000 {

			compatible = "infineon,cat1-pinctrl";

			reg = <0x40310000 0x20000>;

			#address-cells = <1>;

			#size-cells = <0>;



			hsiom: hsiom@40310000 {

				compatible = "infineon,cat1-hsiom";

				reg = <0x40310000 0x4000>;

				interrupts = <15 6>, <16 6>;

				status = "disabled";

			};

		/delete-node/ gpio@40320100; // gpio_prt2

		/delete-node/ gpio@40320180; // gpio_prt3

		/delete-node/ gpio@40320200; // gpio_prt4



			gpio_prt0: gpio@40320000 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320000 0x80>;

				interrupts = <0 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt1: gpio@40320080 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320080 0x80>;

				interrupts = <1 6>;

				gpio-controller;

				ngpios = <4>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt5: gpio@40320280 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320280 0x80>;

				interrupts = <5 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt6: gpio@40320300 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320300 0x80>;

				interrupts = <6 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt7: gpio@40320380 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320380 0x80>;

				interrupts = <7 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt8: gpio@40320400 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320400 0x80>;

				interrupts = <8 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt9: gpio@40320480 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320480 0x80>;

				interrupts = <9 6>;

				gpio-controller;

				ngpios = <4>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt10: gpio@40320500 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320500 0x80>;

				interrupts = <10 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt11: gpio@40320580 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320580 0x80>;

				interrupts = <11 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt12: gpio@40320600 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320600 0x80>;

				interrupts = <12 6>;

				gpio-controller;

				ngpios = <5>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt13: gpio@40320680 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320680 0x80>;

				interrupts = <13 6>;

				gpio-controller;

				ngpios = <2>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt14: gpio@40320700 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320700 0x80>;

				interrupts = <14 6>;

				gpio-controller;

				ngpios = <2>;

				status = "disabled";

				#gpio-cells = <2>;

			};

		pinctrl: pinctrl@40310000 {



			/* scb_i2c_scl */

			/omit-if-no-ref/ p0_2_scb0_i2c_scl: p0_2_scb0_i2c_scl {

dts/arm/infineon/psoc6/psoc6_01/psoc6_01.104-m-csp-ble.dtsi

+5 −110
Original line number Diff line number Diff line
@@ -11,118 +11,13 @@ 


/ {

	soc {

		pinctrl: pinctrl@40310000 {

			compatible = "infineon,cat1-pinctrl";

			reg = <0x40310000 0x20000>;

			#address-cells = <1>;

			#size-cells = <0>;

		/delete-node/ gpio@40320100; // gpio_prt2

		/delete-node/ gpio@40320180; // gpio_prt3

		/delete-node/ gpio@40320200; // gpio_prt4



			hsiom: hsiom@40310000 {

				compatible = "infineon,cat1-hsiom";

				reg = <0x40310000 0x4000>;

				interrupts = <15 6>, <16 6>;

				status = "disabled";

			};

		/delete-node/ gpio@40320700; // gpio_prt14



			gpio_prt0: gpio@40320000 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320000 0x80>;

				interrupts = <0 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt1: gpio@40320080 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320080 0x80>;

				interrupts = <1 6>;

				gpio-controller;

				ngpios = <5>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt5: gpio@40320280 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320280 0x80>;

				interrupts = <5 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt6: gpio@40320300 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320300 0x80>;

				interrupts = <6 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt7: gpio@40320380 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320380 0x80>;

				interrupts = <7 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt8: gpio@40320400 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320400 0x80>;

				interrupts = <8 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt9: gpio@40320480 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320480 0x80>;

				interrupts = <9 6>;

				gpio-controller;

				ngpios = <4>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt10: gpio@40320500 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320500 0x80>;

				interrupts = <10 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt11: gpio@40320580 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320580 0x80>;

				interrupts = <11 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt12: gpio@40320600 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320600 0x80>;

				interrupts = <12 6>;

				gpio-controller;

				ngpios = <5>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt13: gpio@40320680 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320680 0x80>;

				interrupts = <13 6>;

				gpio-controller;

				ngpios = <2>;

				status = "disabled";

				#gpio-cells = <2>;

			};

		pinctrl: pinctrl@40310000 {



			/* scb_i2c_scl */

			/omit-if-no-ref/ p0_2_scb0_i2c_scl: p0_2_scb0_i2c_scl {

dts/arm/infineon/psoc6/psoc6_01/psoc6_01.116-bga-ble.dtsi

+5 −110
Original line number Diff line number Diff line
@@ -11,118 +11,13 @@ 


/ {

	soc {

		pinctrl: pinctrl@40310000 {

			compatible = "infineon,cat1-pinctrl";

			reg = <0x40310000 0x20000>;

			#address-cells = <1>;

			#size-cells = <0>;

		/delete-node/ gpio@40320100; // gpio_prt2

		/delete-node/ gpio@40320180; // gpio_prt3

		/delete-node/ gpio@40320200; // gpio_prt4



			hsiom: hsiom@40310000 {

				compatible = "infineon,cat1-hsiom";

				reg = <0x40310000 0x4000>;

				interrupts = <15 6>, <16 6>;

				status = "disabled";

			};

		/delete-node/ gpio@40320700; // gpio_prt14



			gpio_prt0: gpio@40320000 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320000 0x80>;

				interrupts = <0 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt1: gpio@40320080 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320080 0x80>;

				interrupts = <1 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt5: gpio@40320280 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320280 0x80>;

				interrupts = <5 6>;

				gpio-controller;

				ngpios = <7>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt6: gpio@40320300 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320300 0x80>;

				interrupts = <6 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt7: gpio@40320380 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320380 0x80>;

				interrupts = <7 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt8: gpio@40320400 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320400 0x80>;

				interrupts = <8 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt9: gpio@40320480 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320480 0x80>;

				interrupts = <9 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt10: gpio@40320500 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320500 0x80>;

				interrupts = <10 6>;

				gpio-controller;

				ngpios = <7>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt11: gpio@40320580 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320580 0x80>;

				interrupts = <11 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt12: gpio@40320600 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320600 0x80>;

				interrupts = <12 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt13: gpio@40320680 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320680 0x80>;

				interrupts = <13 6>;

				gpio-controller;

				ngpios = <4>;

				status = "disabled";

				#gpio-cells = <2>;

			};

		pinctrl: pinctrl@40310000 {



			/* scb_i2c_scl */

			/omit-if-no-ref/ p0_2_scb0_i2c_scl: p0_2_scb0_i2c_scl {

dts/arm/infineon/psoc6/psoc6_01/psoc6_01.116-bga-usb.dtsi

+4 −120
Original line number Diff line number Diff line
@@ -11,127 +11,11 @@ 


/ {

	soc {

		pinctrl: pinctrl@40310000 {

			compatible = "infineon,cat1-pinctrl";

			reg = <0x40310000 0x20000>;

			#address-cells = <1>;

			#size-cells = <0>;



			hsiom: hsiom@40310000 {

				compatible = "infineon,cat1-hsiom";

				reg = <0x40310000 0x4000>;

				interrupts = <15 6>, <16 6>;

				status = "disabled";

			};

		/delete-node/ gpio@40320100; // gpio_prt2

		/delete-node/ gpio@40320180; // gpio_prt3

		/delete-node/ gpio@40320200; // gpio_prt4



			gpio_prt0: gpio@40320000 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320000 0x80>;

				interrupts = <0 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt1: gpio@40320080 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320080 0x80>;

				interrupts = <1 6>;

				gpio-controller;

				ngpios = <3>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt5: gpio@40320280 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320280 0x80>;

				interrupts = <5 6>;

				gpio-controller;

				ngpios = <7>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt6: gpio@40320300 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320300 0x80>;

				interrupts = <6 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt7: gpio@40320380 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320380 0x80>;

				interrupts = <7 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt8: gpio@40320400 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320400 0x80>;

				interrupts = <8 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt9: gpio@40320480 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320480 0x80>;

				interrupts = <9 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt10: gpio@40320500 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320500 0x80>;

				interrupts = <10 6>;

				gpio-controller;

				ngpios = <7>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt11: gpio@40320580 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320580 0x80>;

				interrupts = <11 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt12: gpio@40320600 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320600 0x80>;

				interrupts = <12 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt13: gpio@40320680 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320680 0x80>;

				interrupts = <13 6>;

				gpio-controller;

				ngpios = <4>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt14: gpio@40320700 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320700 0x80>;

				interrupts = <14 6>;

				gpio-controller;

				ngpios = <2>;

				status = "disabled";

				#gpio-cells = <2>;

			};

		pinctrl: pinctrl@40310000 {



			/* scb_i2c_scl */

			/omit-if-no-ref/ p0_2_scb0_i2c_scl: p0_2_scb0_i2c_scl {

dts/arm/infineon/psoc6/psoc6_01/psoc6_01.124-bga-sip.dtsi

+3 −119
Original line number Diff line number Diff line
@@ -12,126 +12,10 @@ 
/ {

	soc {

		pinctrl: pinctrl@40310000 {

			compatible = "infineon,cat1-pinctrl";

			reg = <0x40310000 0x20000>;

			#address-cells = <1>;

			#size-cells = <0>;



			hsiom: hsiom@40310000 {

				compatible = "infineon,cat1-hsiom";

				reg = <0x40310000 0x4000>;

				interrupts = <15 6>, <16 6>;

				status = "disabled";

			};



			gpio_prt0: gpio@40320000 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320000 0x80>;

				interrupts = <0 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt1: gpio@40320080 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320080 0x80>;

				interrupts = <1 6>;

				gpio-controller;

				ngpios = <6>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt5: gpio@40320280 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320280 0x80>;

				interrupts = <5 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt6: gpio@40320300 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320300 0x80>;

				interrupts = <6 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt7: gpio@40320380 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320380 0x80>;

				interrupts = <7 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt8: gpio@40320400 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320400 0x80>;

				interrupts = <8 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt9: gpio@40320480 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320480 0x80>;

				interrupts = <9 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt10: gpio@40320500 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320500 0x80>;

				interrupts = <10 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt11: gpio@40320580 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320580 0x80>;

				interrupts = <11 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt12: gpio@40320600 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320600 0x80>;

				interrupts = <12 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt13: gpio@40320680 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320680 0x80>;

				interrupts = <13 6>;

				gpio-controller;

				ngpios = <8>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			gpio_prt14: gpio@40320700 {

				compatible = "infineon,cat1-gpio";

				reg = <0x40320700 0x80>;

				interrupts = <14 6>;

				gpio-controller;

				ngpios = <2>;

				status = "disabled";

				#gpio-cells = <2>;

			};

			/delete-node/ gpio_prt2;

			/delete-node/ gpio_prt3;

			/delete-node/ gpio_prt4;



			/* scb_i2c_scl */

			/omit-if-no-ref/ p0_2_scb0_i2c_scl: p0_2_scb0_i2c_scl {

CRA Git | Maintained and supported by SUSTech CRA and CCSE