Commit 250041f4 authored by Daniel Leung's avatar Daniel Leung Committed by Anas Nashif
Browse files

west.yml: add hal_xtensa as a module 



This adds hal_xtensa as a module.

Signed-off-by: default avatarDaniel Leung <daniel.leung@intel.com>
parent 01167291

west.yml

+3 −0
Original line number Diff line number Diff line
@@ -109,6 +109,9 @@ manifest: 
    - name: nrf_hw_models

      path: modules/bsim_hw_models/nrf_hw_models

      revision: fec69703cb1ca06fcdab6d5fde01274f0fc5c759

    - name: hal_xtensa

      revision: 382b309b481adc85dd517d50b8a458bcb86f15d4

      path: modules/hal/xtensa



  self:

    path: zephyr

CRA Git | Maintained and supported by SUSTech CRA and CCSE