Commit 23df7d2d authored by Mahesh Rao's avatar Mahesh Rao Committed by Anas Nashif
Browse files

dts: intel: Add dtsi entry for SiP SMC call.



Add SiP SVC driver dtsi entry for smc call in INTEL AGILEX SOC FPGA.

Signed-off-by: default avatarMahesh Rao <mahesh.rao@intel.com>
parent dc9dc3d0
Loading
Loading
Loading
Loading
+7 −0
Original line number Diff line number Diff line
@@ -110,4 +110,11 @@
		clocks = <&clock INTEL_SOCFPGA_CLOCK_UART>;
		status = "disabled";
	};

	sip_smc: smc{
		compatible = "intel,agilex-socfpga-sip-smc";
		method = "smc";
		status = "disabled";
		zephyr,num-clients = <2>;
	};
};
+24 −0
Original line number Diff line number Diff line
# Copyright (c) 2023 Intel Corporation
#
# SPDX-License-Identifier: Apache-2.0

description: SiP SVC driver instance on Intel Agilex SOC FPGA for SMC call

compatible: "intel,agilex-socfpga-sip-smc"

include: base.yaml

properties:
  method:
    type: string
    const: smc
    required: true
    description: |
      The method of calling the EL3 firmware.The current driver only supports
      communication with EL3 firmware.
  zephyr,num-clients:
    type: int
    required: true
    description: |
      Number of allowed clients that can communicate with lower layer.
      Maximum allowed is 16.