Commit 18ffcdcf authored by Carlo Caione's avatar Carlo Caione Committed by Anas Nashif
Browse files

linker: Introduce zephyr,memory-region compatible 



Introduce a new "zephyr,memory-region" compatible to be used when a new
memory region must be created in the linker script from the devicetree
nodes using the compatible.

Remove also the LINKER_DT_REGION_FROM_NODE macro and add a new
LINKER_DT_REGIONS macro to cycle through all the compatible regions.

In the same PR modify the DTS files and the linker scripts.

Signed-off-by: default avatarCarlo Caione <ccaione@baylibre.com>
parent 3c0c03b9

boards/arm/arty/arty_a7_arm_designstart_m1.dts

+2 −2
Original line number Diff line number Diff line
@@ -26,13 +26,13 @@ 


	soc {

		itcm: memory@0 {

			compatible = "arm,itcm";

			compatible = "zephyr,memory-region", "arm,itcm";

			reg = <0x00000000 DT_SIZE_K(64)>;

			zephyr,memory-region = "ITCM";

		};



		dtcm: memory@20000000 {

			compatible = "arm,dtcm";

			compatible = "zephyr,memory-region", "arm,dtcm";

			reg = <0x20000000 DT_SIZE_K(32)>;

			zephyr,memory-region = "DTCM";

		};

boards/arm/arty/arty_a7_arm_designstart_m3.dts

+2 −2
Original line number Diff line number Diff line
@@ -32,13 +32,13 @@ 


	soc {

		itcm: memory@0 {

			compatible = "arm,itcm";

			compatible = "zephyr,memory-region", "arm,itcm";

			reg = <0x00000000 DT_SIZE_K(32)>;

			zephyr,memory-region = "ITCM";

		};



		dtcm: memory@20000000 {

			compatible = "arm,dtcm";

			compatible = "zephyr,memory-region", "arm,dtcm";

			reg = <0x20000000 DT_SIZE_K(32)>;

			zephyr,memory-region = "DTCM";

		};

boards/arm/mps2_an521/mps2_an521.dts

+2 −2
Original line number Diff line number Diff line
@@ -80,13 +80,13 @@ 
	 */



	sram1: memory@10000000 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x10000000 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM1";

	};



	sram2_3: memory@38000000 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x38000000 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM2_3";

	};

boards/arm/mps2_an521/mps2_an521_ns.dts

+2 −2
Original line number Diff line number Diff line
@@ -80,13 +80,13 @@ 
	 */



	sram1: memory@0 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x0 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM1";

	};



	sram2_3: memory@28000000 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x28000000 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM2_3";

	};

boards/arm/mps2_an521/mps2_an521_remote.dts

+2 −2
Original line number Diff line number Diff line
@@ -80,13 +80,13 @@ 
	 */



	sram1: memory@0 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x0 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM1";

	};



	sram2_3: memory@28000000 {

		compatible = "mmio-sram";

		compatible = "zephyr,memory-region", "mmio-sram";

		reg = <0x28000000 DT_SIZE_M(4)>;

		zephyr,memory-region = "SRAM2_3";

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE