Commit 166b9bf3 authored by Andrzej Drabarek's avatar Andrzej Drabarek Committed by Anas Nashif
Browse files

soc: polarfire: split into cpu clusters



Split Polarfire SoC into CPU clusters as they have different
capabilities.

Signed-off-by: default avatarAndrzej Drabarek <adrabarek@antmicro.com>
parent 82d56e8f
Loading
Loading
Loading
Loading
+3 −1
Original line number Diff line number Diff line
@@ -2,4 +2,6 @@
# SPDX-License-Identifier: Apache-2.0

config BOARD_BEAGLEV_FIRE
	select SOC_POLARFIRE
	select SOC_POLARFIRE_U54 if BOARD_BEAGLEV_FIRE_POLARFIRE_U54 || \
				       BOARD_BEAGLEV_FIRE_POLARFIRE_U54_SMP
	select SOC_POLARFIRE_E51 if BOARD_BEAGLEV_FIRE_POLARFIRE_E51
+1 −13
Original line number Diff line number Diff line
@@ -10,22 +10,10 @@
#include <mem.h>

/ {
	model = "BeagleV-Fire";
	model = "beagle,beaglev-fire";
	compatible = "beagle,beaglev-fire", "microchip,mpfs";
	aliases {
	};

	chosen {
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,sram = &sram1;
	};
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
	clock-frequency = <150000000>;
};

&gpio2 {
+0 −1
Original line number Diff line number Diff line
@@ -10,4 +10,3 @@ CONFIG_UART_CONSOLE=y
CONFIG_XIP=n
CONFIG_INIT_STACKS=y
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
CONFIG_FPU=n
+36 −0
Original line number Diff line number Diff line
/dts-v1/;
#include "beaglev_fire_common.dtsi"

/ {
	compatible = "beagle,beaglev-fire", "microchip,mpfs";

	cpus {
		cpu@1 {
			status = "disabled";
		};

		cpu@2 {
			status = "disabled";
		};

		cpu@3 {
			status = "disabled";
		};

		cpu@4 {
			status = "disabled";
		};
	};

	chosen {
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,sram = &sram1;
	};
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
	clock-frequency = <150000000>;
};
+1 −1
Original line number Diff line number Diff line
identifier: beaglev_fire
identifier: beaglev_fire/polarfire/e51
name: Beagleboard BeagleV-Fire
type: mcu
arch: riscv
Loading