Commit 128ba449 authored by Sai Santhosh Malae's avatar Sai Santhosh Malae Committed by Benjamin Cabé
Browse files

drivers: pwm: siwx91x: PWM pinctrl name changes 

Change PWM pin function names to align with wiseconnect 3.4.0

Signed-off-by: default avatarSai Santhosh Malae <Santhosh.Malae@silabs.com>
parent bd365a0b

include/zephyr/dt-bindings/pinctrl/silabs/siwx91x-pinctrl.h

+31 −31
Changes for include/zephyr/dt-bindings/pinctrl/silabs/siwx91x-pinctrl.h: 31 added lines, 31 removed lines.
Original line number Diff line number Diff line
@@ -177,37 +177,37 @@ 
#define PSRAM_D6_PD8         SIWX91X_GPIO(11, 0xFF, 20, 3,  8, 0)

#define PSRAM_D7_PD9         SIWX91X_GPIO(11, 0xFF, 21, 3,  9, 0)



#define PWM_1H_PA7           SIWX91X_GPIO(10, 0xFF,  2, 0,  7,  0)

#define PWM_1H_ULP1          SIWX91X_GPIO(12,    6, 23, 4,  1,  1)

#define PWM_1L_PA6           SIWX91X_GPIO(10, 0xFF,  1, 0,  6,  0)

#define PWM_1L_ULP0          SIWX91X_GPIO(12,    6, 22, 4,  0,  0)

#define PWM_2H_PA9           SIWX91X_GPIO(10, 0xFF,  4, 0,  9,  0)

#define PWM_2H_ULP3          SIWX91X_GPIO(8,     6, 25, 4,  3,  3)

#define PWM_2H_ULP5          SIWX91X_GPIO(12,    6, 27, 4,  5,  5)

#define PWM_2L_PA8           SIWX91X_GPIO(10, 0xFF,  3, 0,  8,  0)

#define PWM_2L_ULP2          SIWX91X_GPIO(8,     6, 24, 4,  2,  2)

#define PWM_2L_ULP4          SIWX91X_GPIO(12,    6, 26, 4,  4,  4)

#define PWM_3H_PA11          SIWX91X_GPIO(10, 0xFF,  6, 0, 11,  0)

#define PWM_3H_ULP5          SIWX91X_GPIO(8,     6, 27, 4,  5,  5)

#define PWM_3L_PA10          SIWX91X_GPIO(10, 0xFF,  5, 0, 10,  0)

#define PWM_3L_ULP4          SIWX91X_GPIO(8,     6, 26, 4,  4,  4)

#define PWM_4H_PA15          SIWX91X_GPIO(10, 0xFF,  8, 0, 15,  0)

#define PWM_4H_ULP7          SIWX91X_GPIO(8,     6, 29, 4,  7,  7)

#define PWM_4L_PA12          SIWX91X_GPIO(10, 0xFF,  7, 0, 12,  0)

#define PWM_4L_ULP6          SIWX91X_GPIO(8,     6, 28, 4,  6,  6)

#define PWM_EXTTRIG1_PB11    SIWX91X_GPIO(10, 0xFF,  0, 1, 11,  0)

#define PWM_EXTTRIG1_PD3     SIWX91X_GPIO(8,  0xFF, 15, 3,  3,  0)

#define PWM_EXTTRIG1_ULP6    SIWX91X_GPIO(10,    6, 28, 4,  6,  6)

#define PWM_EXTTRIG1_ULP11   SIWX91X_GPIO(8,     6, 33, 4, 11, 11)

#define PWM_EXTTRIG2_PB12    SIWX91X_GPIO(10, 0xFF,  0, 1, 12,  0)

#define PWM_EXTTRIG2_PD6     SIWX91X_GPIO(8,  0xFF, 18, 3,  6,  0)

#define PWM_EXTTRIG2_ULP7    SIWX91X_GPIO(10,    6, 29, 4,  7,  7)

#define PWM_EXTTRIG3_PB13    SIWX91X_GPIO(10, 0xFF,  0, 1, 13,  0)

#define PWM_EXTTRIG3_PD7     SIWX91X_GPIO(8,  0xFF, 19, 3,  7,  0)

#define PWM_EXTTRIG3_ULP8    SIWX91X_GPIO(10,    6, 30, 4,  8,  8)

#define PWM_EXTTRIG4_PB14    SIWX91X_GPIO(10, 0xFF,  0, 1, 14,  0)

#define PWM_EXTTRIG4_PD2     SIWX91X_GPIO(8,  0xFF, 14, 3,  2,  0)

#define PWM_EXTTRIG4_ULP9    SIWX91X_GPIO(10,    6, 31, 4,  9,  9)

#define PWM_0H_PA7           SIWX91X_GPIO(10, 0xFF,  2, 0,  7,  0)

#define PWM_0H_ULP1          SIWX91X_GPIO(12,    6, 23, 4,  1,  1)

#define PWM_0L_PA6           SIWX91X_GPIO(10, 0xFF,  1, 0,  6,  0)

#define PWM_0L_ULP0          SIWX91X_GPIO(12,    6, 22, 4,  0,  0)

#define PWM_1H_PA9           SIWX91X_GPIO(10, 0xFF,  4, 0,  9,  0)

#define PWM_1H_ULP3          SIWX91X_GPIO(8,     6, 25, 4,  3,  3)

#define PWM_1H_ULP5          SIWX91X_GPIO(12,    6, 27, 4,  5,  5)

#define PWM_1L_PA8           SIWX91X_GPIO(10, 0xFF,  3, 0,  8,  0)

#define PWM_1L_ULP2          SIWX91X_GPIO(8,     6, 24, 4,  2,  2)

#define PWM_1L_ULP4          SIWX91X_GPIO(12,    6, 26, 4,  4,  4)

#define PWM_2H_PA11          SIWX91X_GPIO(10, 0xFF,  6, 0, 11,  0)

#define PWM_2H_ULP5          SIWX91X_GPIO(8,     6, 27, 4,  5,  5)

#define PWM_2L_PA10          SIWX91X_GPIO(10, 0xFF,  5, 0, 10,  0)

#define PWM_2L_ULP4          SIWX91X_GPIO(8,     6, 26, 4,  4,  4)

#define PWM_3H_PA15          SIWX91X_GPIO(10, 0xFF,  8, 0, 15,  0)

#define PWM_3H_ULP7          SIWX91X_GPIO(8,     6, 29, 4,  7,  7)

#define PWM_3L_PA12          SIWX91X_GPIO(10, 0xFF,  7, 0, 12,  0)

#define PWM_3L_ULP6          SIWX91X_GPIO(8,     6, 28, 4,  6,  6)

#define PWM_EXTTRIG0_PB11    SIWX91X_GPIO(10, 0xFF,  0, 1, 11,  0)

#define PWM_EXTTRIG0_PD3     SIWX91X_GPIO(8,  0xFF, 15, 3,  3,  0)

#define PWM_EXTTRIG0_ULP6    SIWX91X_GPIO(10,    6, 28, 4,  6,  6)

#define PWM_EXTTRIG0_ULP11   SIWX91X_GPIO(8,     6, 33, 4, 11, 11)

#define PWM_EXTTRIG1_PB12    SIWX91X_GPIO(10, 0xFF,  0, 1, 12,  0)

#define PWM_EXTTRIG1_PD6     SIWX91X_GPIO(8,  0xFF, 18, 3,  6,  0)

#define PWM_EXTTRIG1_ULP7    SIWX91X_GPIO(10,    6, 29, 4,  7,  7)

#define PWM_EXTTRIG2_PB13    SIWX91X_GPIO(10, 0xFF,  0, 1, 13,  0)

#define PWM_EXTTRIG2_PD7     SIWX91X_GPIO(8,  0xFF, 19, 3,  7,  0)

#define PWM_EXTTRIG2_ULP8    SIWX91X_GPIO(10,    6, 30, 4,  8,  8)

#define PWM_EXTTRIG3_PB14    SIWX91X_GPIO(10, 0xFF,  0, 1, 14,  0)

#define PWM_EXTTRIG3_PD2     SIWX91X_GPIO(8,  0xFF, 14, 3,  2,  0)

#define PWM_EXTTRIG3_ULP9    SIWX91X_GPIO(10,    6, 31, 4,  9,  9)

#define PWM_FAULTA_PB9       SIWX91X_GPIO(10, 0xFF,  0, 1,  9,  0)

#define PWM_FAULTA_ULP4      SIWX91X_GPIO(10,    6, 26, 4,  4,  4)

#define PWM_FAULTA_ULP9      SIWX91X_GPIO(8,     6, 31, 4,  9,  9)

CRA Git | Maintained and supported by SUSTech CRA and CCSE