Skip to content
Commit 0fc95b89 authored by The Nguyen's avatar The Nguyen Committed by Benjamin Cabé
Browse files

dts: arm: renesas: add uclk clock node for ra2a1 



Add missing clock node of uclk on Renesas RA2A1 SoC

Signed-off-by: default avatarThe Nguyen <the.nguyen.yf@renesas.com>
parent 4b4f8999
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE