Commit 01fc0a75 authored by Gerson Fernando Budke's avatar Gerson Fernando Budke Committed by Benjamin Cabé
Browse files

dts: atmel: samr21: Use samd21 as base

The samr21 is a samd21 with a builtin at86rf233 radio. Use the samd21 as
base for these SoC and drop all duplicated nodes.

Signed-off-by: default avatarGerson Fernando Budke <nandojve@gmail.com>
parent 34fc01e0
Loading
Loading
Loading
Loading
+2 −107
Changes for dts/arm/atmel/samr21.dtsi: 2 added lines, 107 removed lines.
Original line number Diff line number Diff line
/*
 * Copyright (c) 2019 Benjamin Valentin
 * Copyright (c) 2024 Gerson Fernando Budke <nandojve@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <atmel/samd2x.dtsi>
#include <atmel/samd21.dtsi>

/ {
	aliases {
		port-c = &portc;

		tcc-0 = &tcc0;
		tcc-1 = &tcc1;
		tcc-2 = &tcc2;
	};

	soc {
		usb0: usb@41005000 {
			compatible = "atmel,sam0-usb";
			reg = <0x41005000 0x1000>;
			interrupts = <7 0>;
			status = "disabled";

			num-bidir-endpoints = <8>;
		};

		dmac: dmac@41004800 {
			compatible = "atmel,sam0-dmac";
			reg = <0x41004800 0x50>;
			interrupts = <6 0>;

			#dma-cells = <2>;
		};

		pinctrl: pinctrl@41004400 {
			ranges = <0x41004400 0x41004400 0x180>;

@@ -51,90 +31,5 @@
			compatible = "atmel,sam0-pinmux";
			reg = <0x41004500 0x80>;
		};

		tcc0: tcc@42002000 {
			compatible = "atmel,sam0-tcc";
			reg = <0x42002000 0x80>;
			interrupts = <15 0>;
			clocks = <&gclk 26>, <&pm 0x20 8>;
			clock-names = "GCLK", "PM";
			status = "disabled";

			channels = <4>;
			counter-size = <24>;
		};

		tcc1: tcc@42002400 {
			compatible = "atmel,sam0-tcc";
			reg = <0x42002400 0x80>;
			interrupts = <16 0>;
			clocks = <&gclk 26>, <&pm 0x20 9>;
			clock-names = "GCLK", "PM";
			status = "disabled";

			channels = <2>;
			counter-size = <24>;
		};

		tcc2: tcc@42002800 {
			compatible = "atmel,sam0-tcc";
			reg = <0x42002800 0x80>;
			interrupts = <17 0>;
			clocks = <&gclk 27>, <&pm 0x20 10>;
			clock-names = "GCLK", "PM";
			status = "disabled";

			channels = <2>;
			counter-size = <16>;
		};
	};
};

&sercom0 {
	interrupts = <9 0>;
	clocks = <&gclk 0x14>, <&pm 0x20 2>;
	clock-names = "GCLK", "PM";
};

&sercom1 {
	interrupts = <10 0>;
	clocks = <&gclk 0x15>, <&pm 0x20 3>;
	clock-names = "GCLK", "PM";
};

&sercom2 {
	interrupts = <11 0>;
	clocks = <&gclk 0x16>, <&pm 0x20 4>;
	clock-names = "GCLK", "PM";
};

&sercom3 {
	interrupts = <12 0>;
	clocks = <&gclk 0x17>, <&pm 0x20 5>;
	clock-names = "GCLK", "PM";
};

&sercom4 {
	interrupts = <13 0>;
	clocks = <&gclk 0x18>, <&pm 0x20 6>;
	clock-names = "GCLK", "PM";
};

&sercom5 {
	interrupts = <14 0>;
	clocks = <&gclk 0x19>, <&pm 0x20 7>;
	clock-names = "GCLK", "PM";
};

&tc4 {
	interrupts = <19 0>;
	clocks = <&gclk 0x1c>, <&pm 0x20 12>;
	clock-names = "GCLK", "PM";
};

&adc {
	clocks = <&gclk 0x1e>, <&pm 0x20 16>;
	clock-names = "GCLK", "PM";
	interrupts = <23 0>;
	interrupt-names = "resrdy";
};