Commit cc8731db authored by Erwan Gouriou's avatar Erwan Gouriou Committed by Kumar Gala
Browse files

dts/st: Add QUADSPI signals 



New batch of pinctrl.dtsi files including QUADSPI signals

Signed-off-by: default avatarErwan Gouriou <erwan.gouriou@linaro.org>
parent 583799b6

dts/st/f4/stm32f412r(e-g)tx-pinctrl.dtsi

+62 −0
Original line number Diff line number Diff line
@@ -310,6 +310,68 @@ 
				pinmux = <STM32_PINMUX('B', 1, AF6)>;

			};



			/* QUADSPI */



			quadspi_bk1_io3_pa1: quadspi_bk1_io3_pa1 {

				pinmux = <STM32_PINMUX('A', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pa6: quadspi_bk2_io0_pa6 {

				pinmux = <STM32_PINMUX('A', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pa7: quadspi_bk2_io1_pa7 {

				pinmux = <STM32_PINMUX('A', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb1: quadspi_clk_pb1 {

				pinmux = <STM32_PINMUX('B', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb2: quadspi_clk_pb2 {

				pinmux = <STM32_PINMUX('B', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_ncs_pb6: quadspi_bk1_ncs_pb6 {

				pinmux = <STM32_PINMUX('B', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pc4: quadspi_bk2_io2_pc4 {

				pinmux = <STM32_PINMUX('C', 4, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pc5: quadspi_bk2_io3_pc5 {

				pinmux = <STM32_PINMUX('C', 5, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pc8: quadspi_bk1_io2_pc8 {

				pinmux = <STM32_PINMUX('C', 8, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pc9: quadspi_bk1_io0_pc9 {

				pinmux = <STM32_PINMUX('C', 9, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pc10: quadspi_bk1_io1_pc10 {

				pinmux = <STM32_PINMUX('C', 10, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_ncs_pc11: quadspi_bk2_ncs_pc11 {

				pinmux = <STM32_PINMUX('C', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			/* SPI_MISO */



			spi1_miso_pa6: spi1_miso_pa6 {

dts/st/f4/stm32f412r(e-g)yx-pinctrl.dtsi

+62 −0
Original line number Diff line number Diff line
@@ -310,6 +310,68 @@ 
				pinmux = <STM32_PINMUX('B', 1, AF6)>;

			};



			/* QUADSPI */



			quadspi_bk1_io3_pa1: quadspi_bk1_io3_pa1 {

				pinmux = <STM32_PINMUX('A', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pa6: quadspi_bk2_io0_pa6 {

				pinmux = <STM32_PINMUX('A', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pa7: quadspi_bk2_io1_pa7 {

				pinmux = <STM32_PINMUX('A', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb1: quadspi_clk_pb1 {

				pinmux = <STM32_PINMUX('B', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb2: quadspi_clk_pb2 {

				pinmux = <STM32_PINMUX('B', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_ncs_pb6: quadspi_bk1_ncs_pb6 {

				pinmux = <STM32_PINMUX('B', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pc4: quadspi_bk2_io2_pc4 {

				pinmux = <STM32_PINMUX('C', 4, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pc5: quadspi_bk2_io3_pc5 {

				pinmux = <STM32_PINMUX('C', 5, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pc8: quadspi_bk1_io2_pc8 {

				pinmux = <STM32_PINMUX('C', 8, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pc9: quadspi_bk1_io0_pc9 {

				pinmux = <STM32_PINMUX('C', 9, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pc10: quadspi_bk1_io1_pc10 {

				pinmux = <STM32_PINMUX('C', 10, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_ncs_pc11: quadspi_bk2_ncs_pc11 {

				pinmux = <STM32_PINMUX('C', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			/* SPI_MISO */



			spi1_miso_pa6: spi1_miso_pa6 {

dts/st/f4/stm32f412r(e-g)yxp-pinctrl.dtsi

+62 −0
Original line number Diff line number Diff line
@@ -310,6 +310,68 @@ 
				pinmux = <STM32_PINMUX('B', 1, AF6)>;

			};



			/* QUADSPI */



			quadspi_bk1_io3_pa1: quadspi_bk1_io3_pa1 {

				pinmux = <STM32_PINMUX('A', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pa6: quadspi_bk2_io0_pa6 {

				pinmux = <STM32_PINMUX('A', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pa7: quadspi_bk2_io1_pa7 {

				pinmux = <STM32_PINMUX('A', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb1: quadspi_clk_pb1 {

				pinmux = <STM32_PINMUX('B', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb2: quadspi_clk_pb2 {

				pinmux = <STM32_PINMUX('B', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_ncs_pb6: quadspi_bk1_ncs_pb6 {

				pinmux = <STM32_PINMUX('B', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pc4: quadspi_bk2_io2_pc4 {

				pinmux = <STM32_PINMUX('C', 4, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pc5: quadspi_bk2_io3_pc5 {

				pinmux = <STM32_PINMUX('C', 5, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pc8: quadspi_bk1_io2_pc8 {

				pinmux = <STM32_PINMUX('C', 8, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pc9: quadspi_bk1_io0_pc9 {

				pinmux = <STM32_PINMUX('C', 9, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pc10: quadspi_bk1_io1_pc10 {

				pinmux = <STM32_PINMUX('C', 10, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_ncs_pc11: quadspi_bk2_ncs_pc11 {

				pinmux = <STM32_PINMUX('C', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			/* SPI_MISO */



			spi1_miso_pa6: spi1_miso_pa6 {

dts/st/f4/stm32f412v(e-g)hx-pinctrl.dtsi

+107 −0
Original line number Diff line number Diff line
@@ -386,6 +386,113 @@ 
				pinmux = <STM32_PINMUX('E', 11, AF6)>;

			};



			/* QUADSPI */



			quadspi_bk1_io3_pa1: quadspi_bk1_io3_pa1 {

				pinmux = <STM32_PINMUX('A', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pa6: quadspi_bk2_io0_pa6 {

				pinmux = <STM32_PINMUX('A', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pa7: quadspi_bk2_io1_pa7 {

				pinmux = <STM32_PINMUX('A', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb1: quadspi_clk_pb1 {

				pinmux = <STM32_PINMUX('B', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb2: quadspi_clk_pb2 {

				pinmux = <STM32_PINMUX('B', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_ncs_pb6: quadspi_bk1_ncs_pb6 {

				pinmux = <STM32_PINMUX('B', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pc4: quadspi_bk2_io2_pc4 {

				pinmux = <STM32_PINMUX('C', 4, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pc5: quadspi_bk2_io3_pc5 {

				pinmux = <STM32_PINMUX('C', 5, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pc8: quadspi_bk1_io2_pc8 {

				pinmux = <STM32_PINMUX('C', 8, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pc9: quadspi_bk1_io0_pc9 {

				pinmux = <STM32_PINMUX('C', 9, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pc10: quadspi_bk1_io1_pc10 {

				pinmux = <STM32_PINMUX('C', 10, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_ncs_pc11: quadspi_bk2_ncs_pc11 {

				pinmux = <STM32_PINMUX('C', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pd3: quadspi_clk_pd3 {

				pinmux = <STM32_PINMUX('D', 3, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pd11: quadspi_bk1_io0_pd11 {

				pinmux = <STM32_PINMUX('D', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pd12: quadspi_bk1_io1_pd12 {

				pinmux = <STM32_PINMUX('D', 12, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io3_pd13: quadspi_bk1_io3_pd13 {

				pinmux = <STM32_PINMUX('D', 13, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pe2: quadspi_bk1_io2_pe2 {

				pinmux = <STM32_PINMUX('E', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pe7: quadspi_bk2_io0_pe7 {

				pinmux = <STM32_PINMUX('E', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pe8: quadspi_bk2_io1_pe8 {

				pinmux = <STM32_PINMUX('E', 8, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pe9: quadspi_bk2_io2_pe9 {

				pinmux = <STM32_PINMUX('E', 9, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pe10: quadspi_bk2_io3_pe10 {

				pinmux = <STM32_PINMUX('E', 10, AF10)>;

				slew-rate = "very-high-speed";

			};



			/* SPI_MISO */



			spi1_miso_pa6: spi1_miso_pa6 {

dts/st/f4/stm32f412v(e-g)tx-pinctrl.dtsi

+107 −0
Original line number Diff line number Diff line
@@ -380,6 +380,113 @@ 
				pinmux = <STM32_PINMUX('E', 11, AF6)>;

			};



			/* QUADSPI */



			quadspi_bk1_io3_pa1: quadspi_bk1_io3_pa1 {

				pinmux = <STM32_PINMUX('A', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pa6: quadspi_bk2_io0_pa6 {

				pinmux = <STM32_PINMUX('A', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pa7: quadspi_bk2_io1_pa7 {

				pinmux = <STM32_PINMUX('A', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb1: quadspi_clk_pb1 {

				pinmux = <STM32_PINMUX('B', 1, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pb2: quadspi_clk_pb2 {

				pinmux = <STM32_PINMUX('B', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_ncs_pb6: quadspi_bk1_ncs_pb6 {

				pinmux = <STM32_PINMUX('B', 6, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pc4: quadspi_bk2_io2_pc4 {

				pinmux = <STM32_PINMUX('C', 4, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pc5: quadspi_bk2_io3_pc5 {

				pinmux = <STM32_PINMUX('C', 5, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pc8: quadspi_bk1_io2_pc8 {

				pinmux = <STM32_PINMUX('C', 8, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pc9: quadspi_bk1_io0_pc9 {

				pinmux = <STM32_PINMUX('C', 9, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pc10: quadspi_bk1_io1_pc10 {

				pinmux = <STM32_PINMUX('C', 10, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_ncs_pc11: quadspi_bk2_ncs_pc11 {

				pinmux = <STM32_PINMUX('C', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_clk_pd3: quadspi_clk_pd3 {

				pinmux = <STM32_PINMUX('D', 3, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io0_pd11: quadspi_bk1_io0_pd11 {

				pinmux = <STM32_PINMUX('D', 11, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io1_pd12: quadspi_bk1_io1_pd12 {

				pinmux = <STM32_PINMUX('D', 12, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io3_pd13: quadspi_bk1_io3_pd13 {

				pinmux = <STM32_PINMUX('D', 13, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk1_io2_pe2: quadspi_bk1_io2_pe2 {

				pinmux = <STM32_PINMUX('E', 2, AF9)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io0_pe7: quadspi_bk2_io0_pe7 {

				pinmux = <STM32_PINMUX('E', 7, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io1_pe8: quadspi_bk2_io1_pe8 {

				pinmux = <STM32_PINMUX('E', 8, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io2_pe9: quadspi_bk2_io2_pe9 {

				pinmux = <STM32_PINMUX('E', 9, AF10)>;

				slew-rate = "very-high-speed";

			};



			quadspi_bk2_io3_pe10: quadspi_bk2_io3_pe10 {

				pinmux = <STM32_PINMUX('E', 10, AF10)>;

				slew-rate = "very-high-speed";

			};



			/* SPI_MISO */



			spi1_miso_pa6: spi1_miso_pa6 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE