Commit b897f54f authored by F. Ramu's avatar F. Ramu Committed by Erwan Gouriou
Browse files

stm32cube: update stm32mp2 to cube version V1.2.0 

Update Cube version for STM32MP2xx series
on https://github.com/STMicroelectronics


from version v1.1.0
to version v1.2.0

Signed-off-by: default avatarF. Ramu <francois.ramu@st.com>
parent a2ccb68d

stm32cube/stm32mp2xx/CMakeLists.txt

+1 −1
Original line number Diff line number Diff line 
# Copyright (C) 2025 Savoir-faire Linux, Inc.

# Copyright (c) 2025 STMicroelectronics

#

# SPDX-License-Identifier: Apache-2.0
@@ -107,4 +108,3 @@ zephyr_library_sources_ifdef(CONFIG_USE_STM32_LL_USB drivers/src/stm32mp2xx_ll_u 
zephyr_library_sources_ifdef(CONFIG_USE_STM32_LL_USB_DRD drivers/src/stm32mp2xx_ll_usb_drd.c)

zephyr_library_sources_ifdef(CONFIG_USE_STM32_LL_USB_OTG drivers/src/stm32mp2xx_ll_usb_otg.c)

zephyr_library_sources_ifdef(CONFIG_USE_STM32_UTIL_I3C drivers/src/stm32mp2xx_util_i3c.c)

stm32cube/stm32mp2xx/README

+2 −2
Original line number Diff line number Diff line
@@ -6,7 +6,7 @@ Origin: 
   https://github.com/STMicroelectronics/STM32CubeMP2



Status:

   version 1.1.0

   version v1.2.0



Purpose:

   ST Microelectronics official MCU package for STM32MP2 series.
@@ -23,7 +23,7 @@ URL: 
   https://github.com/STMicroelectronics/STM32CubeMP2



Commit:

   1b1ff6b48df3c9b7417ac411dbd8dfd097f0bb04

   474a04c8907e466c28fae407236a8f81ea1d9e13



Maintained-by:

   External

stm32cube/stm32mp2xx/drivers/include/stm32mp2xx_hal_bsec.h

+4 −4
Original line number Diff line number Diff line
@@ -155,10 +155,10 @@ typedef struct 
/** @defgroup BSEC_State BSEC Device lifecycle state

  * @{

  */

#define HAL_BSEC_OPEN_STATE                 (0x16U << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in open state                                              */

#define HAL_BSEC_CLOSED_STATE               (0x0DU << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in closed state                                            */

#define HAL_BSEC_INVALID_STATE              (0x07U << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in invalid state                                           */

#define HAL_BSEC_INVALID_STATE_WITH_TAMPER  (0x23U << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in invalid state with an active confirmed tamper triggered */

#define HAL_BSEC_OPEN_STATE                 (0x16UL << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in open state                                              */

#define HAL_BSEC_CLOSED_STATE               (0x0DUL << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in closed state                                            */

#define HAL_BSEC_INVALID_STATE              (0x07UL << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in invalid state                                           */

#define HAL_BSEC_INVALID_STATE_WITH_TAMPER  (0x23UL << BSEC_SR_NVSTATE_Pos)  /*!< BSEC is in invalid state with an active confirmed tamper triggered */

/**

  * @}

  */

stm32cube/stm32mp2xx/drivers/include/stm32mp2xx_hal_cryp.h

+10 −10
Original line number Diff line number Diff line
@@ -468,13 +468,13 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
/** @defgroup CRYP_Key_Mode CRYP or SAES Key Mode

  * @{

  */

#define CRYP_KEYMODE_NORMAL         0x00000000U               /*!< Normal key usage, Key registers are freely usable */

#define CRYP_KEYMODE_NORMAL         0x00000000UL              /*!< Normal key usage, Key registers are freely usable */

#if defined (SAES_CR_WRAPEN)

#define CRYP_KEYMODE_WRAPPED        SAES_CR_WRAPEN            /*!< Only for SAES, Wrapped key: to encrypt or decrypt AES keys */

#define CRYP_KEYMODE_SHARED         (0x02U << CRYP_CR_KMOD_Pos) /*!< Only for SAES, Wrapped key: to encrypt or decrypt AES keys */

#define CRYP_KEYMODE_SHARED         (0x02UL << CRYP_CR_KMOD_Pos) /*!< Only for SAES, Wrapped key: to encrypt or decrypt AES keys */

#else

#define CRYP_KEYMODE_WRAPPED        SAES_CR_KMOD_0            /*!< Only for SAES, Wrapped key: to encrypt or decrypt AES keys */

#define CRYP_KEYMODE_SHARED         (0x02U << CRYP_CR_KMOD_Pos) /*!< Key shared by SAES peripheral */

#define CRYP_KEYMODE_SHARED         (0x02UL << CRYP_CR_KMOD_Pos) /*!< Key shared by SAES peripheral */

#endif /* SAES_CR_WRAPEN */

/**

  * @}
@@ -484,7 +484,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
  * @{

  */



#define CRYP_KEYSEL_NORMAL       0x00000000U            /*!< Normal key, key registers SAES_KEYx or CRYP_KEYx */

#define CRYP_KEYSEL_NORMAL       0x00000000UL           /*!< Normal key, key registers SAES_KEYx or CRYP_KEYx */

#define CRYP_KEYSEL_HW           SAES_CR_KEYSEL_0       /*!< Only for SAES, Hardware key : derived hardware

                                                             unique key (DHUK 256-bit) */

#define CRYP_KEYSEL_SW           SAES_CR_KEYSEL_1       /*!< Only for SAES, Software key : boot hardware
@@ -507,7 +507,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 


#define CRYP_KEYPROT_ENABLE         SAES_CR_KEYPROT     /*!< Only for SAES, Key can't be shared between

                                                             two applications with different security contexts */

#define CRYP_KEYPROT_DISABLE        0x00000000U         /*!< Only for SAES, Key can be shared between

#define CRYP_KEYPROT_DISABLE        0x00000000UL        /*!< Only for SAES, Key can be shared between

                                                             two applications with different security contexts */



/**
@@ -518,11 +518,11 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
  * @{

  */

#if defined(SAES_CR_WRAPID)

#define CRYP_KEYSHARED_SELF         0x00000000U              /*!< Only for SAES, key is used by SAES peripheral */

#define CRYP_KEYSHARED_SELF         0x00000000UL             /*!< Only for SAES, key is used by SAES peripheral */

#define CRYP_KEYSHARED_CRYP1        SAES_CR_WRAPID_CRYP1     /*!< Only for SAES, key is shared with CRYP1 peripheral */

#define CRYP_KEYSHARED_CRYP2        SAES_CR_WRAPID_CRYP2     /*!< Only for SAES, key is shared with CRYP2 peripheral */

#else

#define CRYP_KEYSHARED_CRYP1        0x00000000U              /*!< Only for SAES, key is shared with CRYP1 peripheral */

#define CRYP_KEYSHARED_CRYP1        0x00000000UL             /*!< Only for SAES, key is shared with CRYP1 peripheral */

#define CRYP_KEYSHARED_CRYP2        SAES_CR_KSHAREID_0       /*!< Only for SAES, key is shared with CRYP2 peripheral */

#endif /* SAES_CR_WRAPID */

/**
@@ -533,7 +533,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
  * @{

  */



#define CRYP_MODE_ENCRYPT                0x00000000U             /*!< SAES peripheral encryption mode   */

#define CRYP_MODE_ENCRYPT                0x00000000UL            /*!< SAES peripheral encryption mode   */

#if defined (SAES_CR_WRAPEN)

#define CRYP_MODE_KEY_DERIVATION         SAES_CR_OPMOD_0         /*!< SAES peripheral key derivation    */

#define CRYP_MODE_DECRYPT                SAES_CR_OPMOD_1         /*!< SAES peripheral decryption mode   */
@@ -551,7 +551,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
  * @{

  */



#define CRYP_OPERATINGMODE_ENCRYPT       0x00000000U             /*!< CRYP peripheral encryption mode   */

#define CRYP_OPERATINGMODE_ENCRYPT       0x00000000UL            /*!< CRYP peripheral encryption mode   */

#define CRYP_OPERATINGMODE_DECRYPT       CRYP_CR_ALGODIR         /*!< CRYP peripheral decryption mode   */



/**
@@ -568,7 +568,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point 
  * @param  INSTANCE: specifies the HW instance.

  * @retval None

  */

#define IS_CRYP_INSTANCE(INSTANCE) ((INSTANCE) == CRYP1 || (INSTANCE) == CRYP2)

#define IS_CRYP_INSTANCE(INSTANCE) (((INSTANCE) == CRYP1) || ((INSTANCE) == CRYP2))

#define IS_SAES_INSTANCE(INSTANCE) ((INSTANCE) == SAES)



/** @brief Reset CRYP handle state

stm32cube/stm32mp2xx/drivers/include/stm32mp2xx_hal_dcmipp.h

+312 −292

File changed.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE