Unverified Commit b258ac96 authored by 光明's avatar 光明 Committed by GitHub
Browse files

add bpu struct for core_starmc1.h (#174) 



Signed-off-by: default avatarguangming.cao <guangming.cao@outlook.com>
Co-authored-by: default avatarJonatan Antoni <jonatan.antoni@arm.com>
parent 2e095d0e

CMSIS/Core/Include/core_starmc1.h

+58 −0
Original line number Diff line number Diff line
@@ -1354,6 +1354,62 @@ typedef struct 


/*@}*/ /* end of group CMSIS_DWT */



/**

  \ingroup  CMSIS_core_register

  \defgroup CMSIS_BPU     Breakpoint Unit (BPU)

  \brief    Type definitions for the Breakpoint Unit (BPU)

  @{

 */



/**

  \brief  Structure type to access the Breakpoint Unit Register (BPU).

 */

typedef struct

{

  __IOM uint32_t CTRL;           /*!< Offset: 0x000 (R/W)  Control Register */

        uint32_t RESERVED1;

  __IOM uint32_t COMP0;          /*!< Offset: 0x008 (R/W)  Comparator Register 0 */

  __IOM uint32_t COMP1;          /*!< Offset: 0x00C (R/W)  Comparator Register 1 */

  __IOM uint32_t COMP2;          /*!< Offset: 0x010 (R/W)  Comparator Register 2 */

  __IOM uint32_t COMP3;          /*!< Offset: 0x014 (R/W)  Comparator Register 3 */

  __IOM uint32_t COMP4;          /*!< Offset: 0x018 (R/W)  Comparator Register 0 */

  __IOM uint32_t COMP5;          /*!< Offset: 0x01C (R/W)  Comparator Register 0 */

  __IOM uint32_t COMP6;          /*!< Offset: 0x020 (R/W)  Comparator Register 0 */

  __IOM uint32_t COMP7;          /*!< Offset: 0x024 (R/W)  Comparator Register 0 */

        uint32_t RESERVED2[997];

  __IM  uint32_t DEVARCH;        /*!< Offset: 0xFBC (R/ )  Device Type Register */

        uint32_t RESERVED3[3];

  __IM  uint32_t DEVTYPE;        /*!< Offset: 0xFCC (R/ )  Device Architecture Register */

} BPU_Type;



/** \brief BPU Control Register Definitions */

#define BPU_CTRL_REV_Pos               28U                                     /*!< BPU CTRL: REV Position */

#define BPU_CTRL_REV_Msk               (0xFUL << BPU_CTRL_REV_Pos)             /*!< BPU CTRL: REV Mask */



#define BPU_CTRL_NUM_CODE_H_Pos        12U                                     /*!< BPU CTRL: NUM_CODE_H Position */

#define BPU_CTRL_NUM_CODE_H_Msk        (0x7UL << BPU_CTRL_NUM_CODE_H_Pos)      /*!< BPU CTRL: NUM_CODE_H Mask */



#define BPU_CTRL_NUM_LIT_Pos           8U                                      /*!< BPU CTRL: NUM_LIT Position */

#define BPU_CTRL_NUM_LIT_Msk           (0xFUL << BPU_CTRL_NUM_LIT_Pos)         /*!< BPU CTRL: NUM_LIT Mask */



#define BPU_CTRL_NUM_CODE_L_Pos        4U                                      /*!< BPU CTRL: NUM_CODE_L Position */

#define BPU_CTRL_NUM_CODE_L_Msk        (0xFUL << BPU_CTRL_NUM_CODE_L_Pos)      /*!< BPU CTRL: NUM_CODE_L Mask */



#define BPU_CTRL_KEY_Pos               1U                                      /*!< BPU CTRL: KEY Position */

#define BPU_CTRL_KEY_Msk               (0x1UL << BPU_CTRL_KEY_Pos)             /*!< BPU CTRL: KEY Mask */



#define BPU_CTRL_ENABLE_Pos            0U                                      /*!< BPU CTRL: ENABLE Position */

#define BPU_CTRL_ENABLE_Msk            (0x1UL << BPU_CTRL_ENABLE_Pos)          /*!< BPU CTRL: ENABLE Mask */



/** \brief BPU Comparator Register Definitions */

#define BPU_COMP_BPADDR_Pos            1U                                      /*!< BPU COMP: BPADDR Position */

#define BPU_COMP_BPADDR_Msk            (0x7FFFFFFFUL << BPU_COMP_BPADDR_Pos)   /*!< BPU COMP: BPADDR Mask */



#define BPU_COMP_BE_Pos                0U                                      /*!< BPU COMP: BE Position */

#define BPU_COMP_BE_Msk                (0x1UL << BPU_COMP_BE_Pos)              /*!< BPU COMP: BE Mask */



/*@}*/ /* end of group CMSIS_BPU */





/**

  \ingroup  CMSIS_core_register
@@ -2132,6 +2188,7 @@ typedef struct 
  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */

  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */

  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */

  #define BPU_BASE            (0xE0002000UL)                             /*!< BPU Base Address */

  #define TPIU_BASE           (0xE0040000UL)                             /*!< TPIU Base Address */

  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */

  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
@@ -2147,6 +2204,7 @@ typedef struct 
  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */

  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */

  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */

  #define BPU                 ((BPU_Type       *)     BPU_BASE         ) /*!< BPU configuration struct */

  #define TPIU                ((TPIU_Type      *)     TPIU_BASE        ) /*!< TPIU configuration struct */

  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */

  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */

CRA Git | Maintained and supported by SUSTech CRA and CCSE