include "/home/SME_VLSI/VLSI_57/306cadence/test_files/2_AND_C1.input"
